
FIG.1








FIG.3




FIG.4





FIG.5






FIG.7




FIG.8

	TEST PATTERN					
TEST CONTROL SIGNAL	i)	ii)	iii)	iv)		
DTEST0	Н	L	L	L		
DTEST1	L	Н	L	L		
SDTEST0	L	L	Н	L		
SDTEST1	L	L	L	н		

REFERENCE SPARE REFERENCE CELL TEST MODE MODE




FIG.10




FIG.11




FIG.12




FIG.13






FIG.14








FIG.17





FIG.18






FIG. 15




FIG.21A

NO DEFECT (FOR BOTH REGULAR MEMORY CELL & REFERENCE MEMORY CELL)

RAdd(0)	WL0,2,4,6,···	WL1,3,5,	DWLO	DWL1	SDWL0	SDWL1
0(L)	SELECT	NON-SELECT	NON- SELECT	SELECT	NON-// SELECT/	NON-// SELECT
1(H)	NON-SELECT	SELECT	SELECT	NON-	NON-// SELECT	NON

FIG.21B

REPLACEMENT OF REGULAR MEMORY CELL (REGULAR WORD LINE)

RAdd(0)	WL0,2,4,6,···	WL1,3,5,	DWLO	DWL1	SDWL0	SDWL1
0(L)	SELECT	NON-SELECT	NON- SELECT	SELECT	SELECT	NON- SELECT
1(H)	NON-SELECT	SELECT	SELECT	NON- SELECT	NON- SELECT	SELECT

(NON-SELECTION OF DEFECTIVE WL ONLY)

(ONLY WHEN DEFECTIVE WL IS SELECTED)

FIG.21C

REPLACEMENT OF REFERENCE CELL (DUMMY WORD LINE)

RAdd(0)	WL0,2,4,6,···	WL1,3,5,···	DWL0	DWL1	SDWL0	SDWL1
0(L)	SELECT	NON-SELECT	NON-// SELECT	NON-// SELECT	NON- SELECT	SELECT
1(H)	NON-SELECT		NON- SELECT			NON- SELECT

FIG.22

